
Final Exam

(December 10th @ 7:00 pm)

Presentation and clarity are very important! Show your procedure!


PROBLEM 1 (12 PTS)

• Given the following circuit, complete the timing diagram. The LUT 6-to-6 implements the following function: OLUT = [sqrt(ILUT)], where ILUT is a 6-bit unsigned number. For example $ILUT = 35 (100011_2) \rightarrow OLUT = [sqrt(35)] = 6 (000110_2)$




PROBLEM 2 (12 PTS)

• Complete the timing diagram of the following circuit. $G = G_3G_2G_1G_0 = 1001$, $Q = Q_3Q_2Q_1Q_0$



PROBLEM 3 (22 PTS)


- Sequence detector: The machine has to generate z = 1 when it detects the sequence 1001. Once the sequence is detected, the circuit looks for a new sequence.
- The signal E is an input enable: It validates the input x, i.e., if E = 1, x is valid, otherwise x is not valid.




- Draw the State Diagram (any representation), State Table, and the Excitation Table of this circuit with inputs *E* and *x* and output *z*. Is this a Mealy or a Moore machine? Why? (15 pts)
- Provide the excitation equations (simplify your circuit using K-maps or the Quine-McCluskey algorithm) (4 pts)
- Sketch the circuit. (3 pts)

PROBLEM 4 (21 PTS)

- Given the following State Machine Diagram: (10 pts)
 - ✓ Provide the State Table and the Excitation Table.
 - ✓ Get the excitation equations and the Boolean equation for *z*. Use S1 (Q=00), S2 (Q=01), S3 (Q=10), S4 (Q=11) to encode the states.
 - \checkmark Sketch the Finite State Machine circuit.




 Provide the State Diagram (any representation), the Excitation Table, and the Excitation equations of the following Finite State Machine: (11 pts)



PROBLEM 5 (15 PTS)

- Draw the State Diagram (in ASM form) of the FSM whose VHDL description in shown below. Is it a Mealy or a Moore FSM?
- Complete the Timing Diagram.



PROBLEM 6 (18 PTS)

• Complete the timing diagram of the following digital circuit that includes an FSM (in ASM form) and a datapath circuit.

